Introduction
Graphene [1] can be prepared by several techniques/ methods depending on the particular application considered. For instance, reassembled graphene platelets originating from the reduction of exfoliated graphite [2] can be used for energy storage applications (e.g. supercapacitors and battery electrodes). On the other hand, when electronic devices are of concern, high crystalline quality graphene is necessary. For this purpose, graphene is usually synthesized by chemical vapor deposition (CVD) on polycrystalline transition metal foils [3] . Copper is now the mostly used substrate for graphene growth because the carbon solubility in this metal is small (even at high temperature), which induces a self-limited growth mechanism leading to single-layer graphene formation [4] . Typically, after annealing and CVD graphene growth at around 1050 °C, the Cu foil is dissolved by wet chemistry, thus releasing the graphene sheet grown on it [5] . This released graphene sheet is subsequently transferred on an insulating substrate (e.g. oxidized Si) for further use. However, not only the Cu foils are totally lost by chemical dissolution after each graphene growth run, but the transfer process (which includes an encapsulation with a polymer film enabling handling of the one atom-thick graphene
Synthesis of high quality graphene on capped (1 1 1) Cu thin films obtained by high temperature secondary grain growth on c-plane sapphire substrates 2 Y Kim et al layer) usually creates additional defects in the graphene sheets [6, 7] .
In this context, the use of Cu thin films (instead of foils) would be more economically attractive, since much less Cu would be wasted upon etching. Moreover, the chemical purity of Cu thin films can be better controlled than that of Cu foils (particularly concerning oxygen and carbon contents-see e.g. [8] for a recent paper on the role of impurities on graphene nucleation), ultimately resulting in more reproducible graphene growth conditions. Also, because the Cu films can be deposited on an insulating substrate before graphene growth, the transfer process could be avoided as the graphene sheet would directly 'softland' on the insulating substrate once the underlying Cu removed by selective etching (see below).
However, during graphene growth (including the high temperature substrate annealing step before introduction of the methane inside the reactor), there is a copious Cu evaporation, particularly when the growth pressure is low. This Cu evaporation, which has so far hampered a wider development of the thin film-type substrates, leads to the creation of pinholes and voids in polycrystalline Cu thin films. Cu evaporation is triggered by atomic steps receding from grain boundaries, as well as by steps receding around emerging dislocations, as schematically sketched on figure S1 of the supporting information (stacks.iop.org/TDM/5/035008/ mmedia). In order to mitigate the evaporation effects, previous works have shown that the Cu thickness can be increased to 500 nm and above [9] and the annealing/growth temperatures reduced (around 1000 °C and below [9] ), which yields lower quality graphene in terms of carrier mobility values [10, 11] .
A more interesting approach is to use epitaxial Cu films on an insulating monocrystalline substrate such as MgO or sapphire [12] [13] [14] . Epitaxial Cu films withstand much better the high temperature treatments because there are no grain boundaries and thus no place with high densities of atomic steps to trigger evaporation; evaporation-induced effects are therefore practically eliminated. Moreover, an add-on advantage of epitaxial growth is that Cu films with the (1 1 1) crystallographic orientation can be obtained (e.g. on c-plane sapphire). This (1 1 1) Cu orientation (3-fold symmetry) provides the highest quality graphene sheets [15] [16] [17] [18] ; previous work have demonstrated that the grown graphene sheets have more rotational order if the copper substrate is (1 1 1)-oriented, the latter providing a proper template with a lattice mismatch of 3.8% at room temperature. Seamless stitching of graphene grains on Cu (1 1 1) has even been demonstrated [19] , which could totally suppress grain boundaries in the graphene sheets, without having to reduce the nucleation rate to unpractical values incompatible with industrial growth time requirements [20] .
Unfortunately, the epitaxial growth of Cu films adds to the complexity of the overall graphene synthesis process, which is a serious drawback. Clearly, a simpler process consisting of growing large epitaxial grains by high temperature annealing of polycrystalline films (i.e. secondary grain growth, as first studied by Thompson 30 years ago [21] ) is more appealing [22] , as long as Cu evaporation can be contained. At this point, we note that several techniques have recently been developed in order to reduce Cu evaporation from the substrates, such as using a pouch-type (or pocket-type) Cu enclosure [23, 24] or a catalyst confinement structure [24, 25] . Hence, the epitaxial growth of (1 1 1)-oriented Cu thin films can be avoided and replaced by an annealing sequence at high temper ature, just before graphene growth (as already practiced with Cu foils [26] ), provided some sort of technique is used to limit evaporation from the Cu film.
Here, in order to prevent Cu evaporation at high temperature, we propose to use a chemically inert cap which is just placed over the Cu thin film after deposition and before high temperature annealing. This cap is in direct contact with the Cu surface, without any spacer ('contact capping', in contrast with the confinement structures [24, 25] ). More precisely, after Cu deposition on c-plane sapphire (to a thickness of 400-500 nm), the samples are capped with another virgin sapphire substrate. This second sapphire substrate is just laid on top of the Cu thin film, and it covers its entire surface; the cap size can even exceed the substrate size. The assembly is then loaded inside the CVD reactor, annealed at 1020 °C during 1 h and graphene growth is subsequently performed at 975 °C-1050 °C, without removing the top sapphire cap. Because the surface roughness of the Cu film after annealing under the cap is of the order of 5 to 10 nm (~4 nm rms, compared to 0.09 nm rms for the cap, see figure S2 , supporting information), there is plenty room between the top sapphire cap and the surface of the Cu film for the CH 4 and H 2 molecules to diffuse (the equivalent diameter of a CH 4 molecule is ~0.38 nm). Figure 1 shows a schematic representation of the substrate/cap assembly, highlighting the roughness profile of the surface of the Cu film that allows diffusion of the gas molecules at the interface between the cap and the thin film. The diffusion of the gas molecules inside the interspace between the Cu film and the cap becomes of Knudsen type, since the average cap-to-film spacing (s) is much smaller than the mean free path of gas molecules (λ) at the reduced pressure used for graphene growth (see experimental section-at 3 Torrs, the mean free path λ is close to 10 −2 cm for CH 4 molecules, so that λ/s 10 4 ). The Knudsen diffusion coefficient can be expressed as
πM , where d is the average length between impacts of gas molecules (we can take d = s, having in mind that it is an underestimation, since gas molecules can move freely in all directions parallel to the surfaces of the thin film and the cap), R is the gas constant (~8.314 J/mole/K) and M the molecular mass of CH 4 (16 × 10 −3 kg/mole). A quick calculation (with
is required to reach the center of a 1 cm-wide substrate (l = 0.5 cm) at the growth temperature. In our growth conditions (see Methods section and figure S3 , supporting information), we have found that full graphene coverage was usually reached after a 70 min growth time (sample size 1 × 1 cm 2 ), so that gas diffusion at the cap-film interface is not a limiting step. Figure 2 and S4 show various characterizations of the Cu films after annealing 1 h at 1020 °C under the sapphire cap, in a Ar/H 2 atmosphere and at a pressure of ~500 Torrs. Under optical observation large Cu grains are apparent, with sizes larger than 1 mm (figure S4, supporting information); in other words, the Cu grain size is several thousand times the thickness of the films. Electron backscattering diffraction (EBSD) in a scanning electron microscope (SEM) was used to evaluate the crystallographic orientation of the Cu films before and after annealing (see figure 2(a), as well as figures S4(b) and (d), supporting information). Clearly, the cap prevents Cu evaporation. Furthermore, the annealing step promotes (1 1 1) solid phase epitaxial regrowth of the Cu film, since the texture map of figure 2(a) exhibits no color contrast. Moreover the comparison of the EBSD texture maps after Cu deposition and after annealing (figures S4(b) and (d), supporting information) indicates the transformation of the Cu film from a totally random polycrystalline material with very small grains to practically a single crystal. The epitaxial regrowth after annealing is confirmed by x-ray diffraction analysis (see in figure 2 (c)) and low energy electron diffraction (LEED) analysis (see in figures 2(e) and (f)). The LEED analyses were performed on the same sample, where half of the Cu film was etched away (see in figure 2(d)), so that we could determine the relative orientations of the Cu film and sapphire substrate after annealing. Before LEED analysis, the sample was outgased overnight at 600 °C under ultra-high vacuum. Inspection of the LEED diagrams (see in figures 2(e) and (f)) shows that the copper films are highly oriented, showing monocrystaltype patterns, thus revealing an excellent crystalline quality. In agreement with previously reported works on the Cu on α-Al 2 O 3 model epitaxial metalceramic system, the copper thin films obtained after secondary grain growth exhibit a (1 1 1) orientation, with (1 1 1) Cu ||(0 0 0 1)Al 2 O 3 . Moreover, we find that the 1 1 1 Cu direction is parallel to the 1 0 − 1 0 direction of the sapphire substrate, which corresponds to the so called OR-1 orientation. Actually, our Cu films do not show any particular mixture of orientations (i.e. OR-1 + OR-2, separated by 30° [22, 27] ). They are made of giant monocrystalline copper grains whose structural and electronic properties are almost identical to large copper monocrystals. This point is discussed in detail below, where we have evaluated the electronic properties of our films (Cu and graphene) on the basis of angle-resolved photoemission spectroscopy (ARPES) findings. Furthermore, from a rigorous combined LEED (using several incident electron energies, see figure S5 , supporting information) and ARPES study (see below), we have clearly identified the presence of twins in our Cu films (as already reported in the past [22, 27] ). We note here that, thanks to our sapphire cap, we are able to anneal the Cu thin films above 1000 °C, which is higher than previous works [22, 27] . This higher temperature favors the formation of the OR-1 orientation over the OR-2 one [27] ; however, since we have not prepared the sapphire substrates with OH-termination, twinning is not suppressed in our films [27] .
Results and Discussion

High temperature annealing of the Cu thin films.
In order to get more insights on the Cu structure, we performed ARPES measurements at the ANTARES beam line of the synchrotron SOLEIL (France) [28] . ARPES spectra were acquired with photon energies of 100 eV. Figure 3 shows the Fermi surface map of a Cu thin film after annealing, together with its schematic interpretation. The apparent 6-fold symmetry is due to the coexistence of 2 Cu domains (labelled A and B) which are rotated by 60° and correspond to twinning of the Cu (1 1 1) crystal. However, because twinning is formed by a 60° rotation of the Cu matrix on the sap- phire surface, it gives the overall Cu (1 1 1) surface a six fold symmetry, which should not disrupt graphene continuity over a twin boundary. These ARPES results agree with x-ray diffraction from previous work on similar films, where azimuthal diffracted peaks separated by 60° were also obtained and interpreted as a signature of twinning [22, 27] .
Graphene growth
Once the annealed Cu films characterized, we started to grow graphene sheets, without removing the sapphire cap, as explained above. Various growth temperatures were explored, namely 975, 1000 and 1050 °C. Full Cu coverage was reached after typically 70 min growth time. However, for some samples, growth was interrupted before reaching total coverage, in order to analyze the substrate structure and determine the nucleation density as well as the macroscopic graphene grain orientations. Figures 4(a) and (b) show scanning tunneling microscope (STM) images of the Cu surface after a 10 min growth time at 975 °C, corresponding to the deposition of ~ half of a monolayer of graphene. As evidenced by the profile shown on figure 4(b) , the Cu surface appears to be formed of large terraces (see in figure 4 (a)) separated by steps of ~2.2 Å height, which we assimilate to atomic height (the monatomic step height on the Cu (1 1 1) plane is 2.08 Å, but as graphene coverage is not conformal [29] , there is a small discrepancy in step height measurement). A similar terrace width between atomic steps on Cu (1 1 1) can be found in the literature [30, 31] . Figure 4 (c) presents an optical viewgraph of graphene grains after a 30 min growth time at 1000 °C. The grains look compact, with hexagonal shapes and most edges are aligned along the same directions, highlighted by the two families of white doted lines on the picture. Many grains seem to join without defects (seamless stitching [19] ). The nucleation rate is rather high and this is due to the high CH 4 /H 2 ratio of 10 that we use during graphene growth. Also, there is probably a local CH 4 accumulation in the many places where gas diffusion is hampered by surface protrusions on the Cu film (see the profile of the Cu surface on figure S2, supporting information), which locally increases the nucleation rate. As a consequence of this high nucleation rate, the graphene grain size remains in the 5-10 µm range (see figure S6 , supporting information).
Graphene orientation measurements
ARPES measurements were performed on graphene layers grown under the cap for typically 70 min at 975 °C. As quoted above, this corresponds to full coverage of the Cu surface. Here again, the samples were first heated to 600 °C and outgased under ultrahigh vacuum overnight. Figure S7 shows an XPS spectrum of a sample after this outgasing operation; clearly, both the copper and graphene films are atomically clean, with no trace of oxygen. The ARPES analysis confirms the 2 copper orientations (due to twinning as explained above) and also shows that there is a major graphene orientation, together with a much less frequent one separated by a 30° angle. The relative graphene-copper substrate orientation relationships are to a large extend disclosed in figure 5 , by the multi-graphene grain Fermi surface collected by illuminating the grown film with a spot size of 140 µm diameter. The Fermi surface maps are defined by the clear contributions of the electronic bands from the copper substrate and the graphene grains. As already discussed in relation with figure 3, two sets of copper 'sp' bands are clearly identified, due to the presence of the twinned copper (1 1 1) domains, rotated by 60°. Moreover, at a momentum value k // = 1.703 Å −1 , the characteristic electronic states related to the Dirac graphene bands are observed. Effectively, six electron pockets π* states appear exactly at the high K symmetry points of the reciprocal unit cell of graphene ( figure 5(a) ). This confirms that the graphene grains are highly oriented along the 1 − 1 0 copper direction (Gr_1 orientation). A second set of much less intense electron pockets (labelled Gr_2) can hardly be observed, rotated by 30° with respect to Gr_1 ( figure 5(a) ). By carefully integrating the intensities of the peaks corresponding to each graphene orientation (see figure S8 , supporting information), we can deduce that the ratio of Gr_1 over Gr_2 is ~9, which means that 90% of the graphene grains are aligned along the 1 − 1 0 direction of the Cu film. Figure 5(b) shows the binding energy dispersion versus momentum (E versus k dispersion relationship) close to the Fermi level. Both the metallic 'sp' copper bands and the Dirac bands of graphene are clearly observed. The energy of the Dirac point is situated approximatively 0.3 eV below the Fermi level; since the graphene surface is devoid of any adsorbed impurity (figure S7, supporting information) likely to induce doping effects, this confirms the charge transfer from the copper substrate to the graphene films (n-type doping). This charge transfer proves the interaction of the graphene with the Cu film and explains the epitaxial registration (as opposed to a van der Waals stacking) that can promote seamless stitching of merging graphene grains (as long as the Cu film is a monocrystal). Also, this charge transfer makes it easy to understand the six large circles centered at the K points observed at the Fermi surface. They are due to the Fermi level crossing of the electron pocket π* graphene bands.
Electrical properties
The transport properties of the graphene films were evaluated using field effect transistor (GFET) structures. More precisely, we have compared the transport properties of top gate and bottom gate (i.e. transferred) devices at the 3 growth temperatures explored in this work. For the top gate devices, and as in [10] , the Cu thin film was etched underneath the graphene sheet in the channel region of the transistor and the remaining Cu pads were used as source and drain contacts (see figure S9 , supporting information, for a schematic flow chart of device fabrication and see Methods Section for details on fabrication, particularly for the deposition of the gate dielectric). For the bottom gate devices, graphene was transferred on oxidized Si wafers. Figure 6 summarizes the GFET structures and shows typical transfer characteristics for both the bottom gate and top gate situations (graphene growth temperature of 1000 °C in this case). Note that for the top gate devices, the edges of the remaining Cu pads underneath the graphene are not very sharp ( figure 6(b) ); this is due to the fact that the graphene sheet tends to sag and bend down once the supporting Cu has been removed from underneath and this locally blocks the penetration of chemical reagents, resulting in an uneven edge for the Cu pad.
The I DS − V GS curves acquired at a V DS of 100 mV show that both hole and electron conduction can be achieved through gating. The Dirac point of the top gate GFET locates at a slightly negative gate voltage of V GS ~ −0.5 V in figure 6(c) , indicating that the graphene is slightly n-doped. On the contrary, the Dirac point is shifted to ~9 V after transfer (see in figure 6 (f), bottom gate device), probably due to transfer-induced fixed charges partially screening the gate voltage. We have fabricated GFET devices and performed electrical measurements using graphene sheets grown at the 3 temperatures of 975, 1000 and 1050 °C. Altogether, 63 devices were measured, 40 in bottom gate configuration and 23 in top gate configuration. Carrier mobility values were extracted from the electrical measurements and they are shown in figure 7 ; the highest carrier mobility values were obtained for graphene grown at 1050 °C. Figures S10 and S11 in the supporting information show the detailed electrical measurements as a function of temperature and position on 1 × 1 cm 2 samples. Even though it is difficult to compare bottom gate and top gate devices (different gate dielectric, different structure …), we consistently observe higher mobility values in top gate devices. The best values obtained for top gate devices (with graphene grown at 1050 °C) are 8460 and 8160 cm 2 V −1 s −1 for holes and electrons respectively. Those values exceed by a factor of 12 those of Levendorf and coworkers [10] .
Conclusion
In conclusion, we have developed a novel technique for graphene synthesis on thin Cu films deposited by vacuum evaporation on c-plane sapphire substrates. By 'contact' capping the Cu films during high temperature annealing, we were able to suppress Cu evaporation and raise the annealing temperature above 1000 °C, resulting in (1 1 1)-oriented films exhibiting millimeter-size grains. Following Cu annealing, graphene was grown (up to 1050 °C) without removing the contact cap and 90% of the graphene grains were found to have the same orientation, along the 1 − 1 0 copper high symmetry direction. We report field effect mobility values as high as 8460 cm 2 V −1 s −1 measured on top gate transistors fabricated without transfer, by just etching the Cu from underneath the graphene. Such values are by far the best published to date for graphene grown on a metal thin film [9, 10] and they are comparable with values obtained on single crystal graphene grown on Cu foils at very low supersaturation during several hours [20] .
Methods
Substrate preparation
The Cu thin films were deposited to a thickness of 400-500 nm by thermal evaporation on chemically cleaned (0 0 0 1) oriented sapphire substrates (caxis perpendicular to the surface). The sapphire substrates were first pre-annealed at 1200 °C for 2 h in ambient air, at atmospheric pressure. They were cleaned with different organic solvents (acetone, IPA, ethanol) followed by etching in a piranha solution (H 2 O 2 :H 2 SO 4 = 1:1) just before being loaded in the thermal evaporator.
Thin film annealing and synthesis of graphene
Once the Cu film deposited, the sapphire substrates were capped with a second sapphire substrate and annealed in a 2 inch quartz tube at 1020 °C during 60 min. The CVD furnace was pumped (with a roughing pump) during the experiments and a mixture of H 2 and Ar gas was passed through it at a flow of 5/50 sccm, resulting in an equilibrium pressure of ~500 Torrs. After annealing, graphene synthesis was performed directly, with the sapphire cap still being positioned on top of the Cu films. Typical conditions for CVD graphene synthesis were as follows: temperature = 975, 1000 or 1050 °C; CH 4 (20 sccm)/ H 2 (2 sccm)/Ar (900 sccm) mixture; pressure = 3 Torrs. The growth time was varied in order to study the graphene nucleation rate. After growth, the graphene films were characterized by Raman spectroscopy, scanning tunneling microscopy (Omicron UHV VT-STM), ARPES and electrical measurements (see below).
Angle resolved photoelectron spectroscopy (ARPES)
The normal ARPES measurements were performed at 'ANTARES' beamline of Synchrotron SOLEIL, France. Large Fermi surfaces and binding energy dispersion versus momentum (E versus k curves) have been recorded with a 140 µm spot size. The sample temperature was kept at 40 K and room temperature, with an energy and momentum resolution of 0.8 meV and 0.001 Å −1 respectively.
Device fabrication-top gate field effect transistor (figure S9, supporting information)
After growth, the substrates with the grown monolayer graphene were spin-coated at 3500 rpm speed for 30 s with photoresist (AZ-5214 were gently rinsed with deionized water for several minutes. Samples were then carefully blown dry with N 2 before being placed on the hotplate for heating ~90 °C for 10 min. The photoresist layer was then carefully stripped with high purity acetone (97.5%) and a subsequent isopropyl alcohol and ethanol rinsing. Immediately after creating a graphene channel, we deposited a 80 ~100 nm-thick layer of Al 2 O 3 (for gate oxide) via ALD (atomic layer deposition). The Al 2 O 3 films were deposited from trimethylaluminum (TMA) and H 2 O in a commercial ALD reactor (NCD-Lucida D100). For improving Al 2 O 3 deposition on the graphene layers, a pre-H 2 O treatment was performed at 100 °C as in [33] An additional step of standard photolithography was used, with a lift-off procedure for the metal gate formation: an adhesion layer of Cr (5 nm), followed by 45 nm of Au were evaporated to define the top gate electrode. Lift-off was carried out in high purity acetone (97.5%) and few seconds of soft sonication. After the lift-off procedure, the devices were annealed in vacuum (6.5 × 10 −6 Torr) at 150 °C for 15 h(see below).
Transfer procedure for back gate field effect transistor
After graphene synthesis, the graphene film was transferred by a PMMA-assisted wet-transfer method [5, 7, 11] . A thin layer of Polymethylmethacrylate (PMMA) dissolved in 4% anisole (Microchem, 950 PMMA, A4) was first spin-coated (2500 rpm for 60 s) to protect the graphene film on top of copper/sapphire substrate, followed by curing for 5 min at 90 °C. In the next step, the copper layer was etched using a dilute solution of 0.5 M ammonium persulfate (NH 4 ) 2 S 2 O 8 . After dissolution of the copper, the PMMA/graphene layer was cautiously rinsed several times using DI water. The PMMA/graphene layer was transferred on the target substrate (SiO 2 (300 nm)/Si). The PMMA layer was then removed by boiled acetone fume (SigmaAldrich, 99.9%) at 120 °C for 30 min. Finally the sample (graphene on SiO 2 ) was annealed at 450 °C for 1 h under high purity of Ar (99.995%) gas (900 sccm) with a pressure of ~2.71 Torr to further remove the PMMA residues. Following the transfer process, the graphene channel was defined by a standard lithography technique: the substrates with the transferred graphene were spin-coated at 3500 rpm speed for 30 s with photoresist (AZ-5214). The unprotected graphene areas were etched by 60 s oxygen plasma (170 mTorr, 30 sccm O 2 , 10 W RF power). Metal electrodes were deposited by a lift-off process, where a photoresist layer is first patterned, followed by a Cr (5 nm)/Au (50 nm) deposition inside a thermal evaporator.
Electrical measurements
The carrier mobility in graphene devices were characterized using a MST-6000 probe station. The devices were maintained under vacuum (5.6 × 10 
